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ABSTRACT

Bidirectional power switching devices are needed in many power management applications,
particularly in lithium-ion battery protection circuitry. A monolithic bidirectional power switch
fabricated with a simplified CMOS technology is introduced in this dissertation. Throughout the
design process, ISE TCAD tool plays an important role. Design variables are carefully analyzed
to improve the device performance or yield the best trade off. Optimization is done with the help
of TCAD simulation and theoretical calculations.

The device has been successfully fabricated using simplified 0.5 micron CMOS process. The
experimental result shows a breakdown voltage of 25V. Due to the interdigitated source to
source design, the inter-terminal current flowing path is effectively reduced to a few microns.
The experimental result shows an ultra low specific on resistance. In comparison with other bidirectional power semiconductor switches by some major semiconductor manufacturers, the
proposed BDS device has less than one half of the specific on resistance, thus substantially lower
on state power loss of the switch.

The proposed BDS device has a unique NPNPN structure, in comparison with NPNP structure,
which is the analytical structure for CMOS latch-up, the proposed device inherently exhibits a
better latch up immunity than CMOS inverter, thanks to the negative feed back mechanism of the
extra NPN parasitic BJT transistor.
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In order to implement the device into simulators like PSPICE or Cadence IC Design, a compact
model named variable resistance model has been built. This simple analytical model fits quite
well with experimental data, and can be easily implemented by Verilog-A or other hardware
description languages. Also, macro modeling is possible provided that the model parameters can
be extracted from experimental curves.

Several advanced types of BDS devices have been proposed, they exceed the basic BDS design
in terms of breakdown voltage and /or on resistance. These advanced structures may be
prominent for further improvement of the basic BDS device to a higher extend. Some cell phone
providers such as Nokia is already asking for higher breakdown voltage of BDS device, due to
the possibility of incidentally insert the battery pack into the cell phone with wrong pin polarity.
Hopefully, the basic BDS design or one of these advanced types may eventually be implemented
into the leading brand cell phone battery packs.
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CHAPTER ONE: INTRODUCTION

Portable electronics, which carry batteries as their power sources, can be found almost anywhere
around the world. With the help of batteries, people are able to unplug the wires, and carry the
portable electronic products wherever they go. Cell phones have facilitated the wireless
communication of people. Laptops help people get work done when they are traveling. GPS
guides people to their destinations with a simple touch. Most of these products are powered by
rechargeable batteries. Lithium-ion (Li-ion) rechargeable battery is by far the most popular
power solution for them today. However, the lithium-ion battery inherently has the weakness of
less tolerance of abuse, which makes the additional protection circuitry necessary.

1.1 Lithium-ion Battery Protection

The Li-ion batteries are more popular than nickel based rechargeable batteries today due to their
superior energy density and higher cell voltage [2]. Also, they have a very low self-discharge
rate (about one fourth that of nickel based chemistries) and no memory effect [2-7], which are
more suitable for today’s portable electronic equipments. However, due to the chemical nature of
the Li-ion batteries, they are less tolerant of abuse than the nickel battery counterpart. The Li-ion
battery life will be greatly impaired by over charging or over discharging. To make it even
worse, over charging may cause the Li-ion battery to overheat, vent or even explode, making it
hazardous to human beings [2]. There is an increasing concern for the safty of Li-ion batteries.
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Recently, it has been reported for several times [8] that the Li-ion batteries may catch fire during
normal usage, which has already caused a world wide concern. Several major computer
manufactures like Dell, IBM/Lenovo and Apple computer have recalled millions of Li-ion
batteries that may have potential risk [9]. Because of this, the over-charge should be limited to a
few percent of the desired full charge voltage, which means that accurate voltage monitoring
during charge is required to distinguish between full charge and over-charge. Meanwhile, over
discharging of the Li-ion battery may cause the battery to fail to be recharged later. Short
circuiting may pose a risk as well. Li-ion batteries can supply a very large and destructive short
circuit current, even though the batteries are not intended for high discharge rate applications [2].
Table 1 illustrates the frequently used rechargeable battery types and their comparisons [10].
Table 1 Comparison of Various Battery Types
Chemistry Type

Ni-Cd

Ni-MH

Lead

Li-ion

Li-ion

acid

Cylindrical

Prismatic

Li-Po

Nominal Voltage (V)

1.2

1.2

2.1

3.6

3.6 / 3.7

3.6

Specific Energy (Wh/Kg)

50

70

30

80

100-160

140

Specific Energy (Wh/L)

150

200

-

-

250-360

-

Cycle Life (Times)

500

560

-

1000

1000

-

Environmental hazard

low

medium

medium

high

high

high

Safety

High

High

medium

low

low

low

Cost

low

medium

low

high

high

high

Self-Discharge Rate (%/month)

25-30

30-35

-

6-9

6-9

-

Memory Effect

yes

yes

yes

no

no

no
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Due to their attractive specific energy and no memory effects nature, Li-ion batteries are
commonly used in today’s cell phones. As aforementioned, these batteries are less tolerant than
nickel based batteries. In order to protect them from abuse and prevent hazardous situations, a
protection circuitry is always implemented when Li-ion batteries are used in cell phones.

Two back to back connected P or N MOSFETs are commonly used to act as the charge and
discharge control switches. For the negative rail, a couple of NMOS are preferred, and in the
positive rail, generally a couple of PMOS are preferred, due to the gate bias requirements, and
the protection IC gate voltage supply. The positive rail is preferred when the battery and the set
share a common ground to facilitate capacity monitoring in the laptop computer application.
While for mobile phone application, negative rail switching is preferred for their lower specific
on-resistance, and a smaller form factor [11]. This dissertation will be focusing on the structure
of the bi-directional switching devices for single cell battery charger for cell phone application,
so emphasis will be put on the negative rail switching. Figure 1. 1 is a typical schematic diagram
of implemented lithium-ion battery protection IC in cell phones.

The controller IC monitors the battery and controls the turning on and off of the back to back
connected power NMOS. The output terminal can be either charger or cell phone, depending on
the mode of operation. In this particular diagram, when the cell phone is in use, current flows
clockwise, discharging the Li-ion battery. During charging, a charger is plugged in, the current
flows counter clockwise, the battery is in charging mode.
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Figure 1. 1 Block diagram for single cell Li-ion battery protection IC

Under normal discharge operation (cell phone in use), the controller supplies a voltage higher
than the MOSFET threshold voltage at the DISCHARGE pin so that the discharge FET (on the
left side in this particular schematic diagram) is turned on. The charge FET’s body diode is
forward biased and able to conduct current during discharge. However, the voltage drop on the
PN junction is large, causing large power dissipation. In order to deal with this problem, the
charge FET is also turned on during discharge operation since the voltage drop on a MOS is
much less than the PN junction diode. A Li-ion battery cell will have a lower limit to which the
4

cell voltage must not fall below to prevent damage to the cell. In most cases the IC will have a
preset internal under-voltage reference. If the battery reaches this point the discharge FET (and
charge FET) turn(s) off, effectively open circuiting the load [12].

Li-ion battery cells are typically charged using a constant current constant voltage strategy[12].
During charge mode the load is replaced or paralleled with a charger, the controller applies a
high potential (greater than the MOSFET threshold voltage) on the CHARGE pin so that the
charge FET is turned on. The discharge FET’s internal body diode will be conducting. However,
like the situation during discharge mode, the voltage drop on the body diode of the discharge
FET is large, causing large power dissipation. In order to reduce the on state loss, the discharge
FET is also turned on during normal charge mode due to the fact that MOSFET suffers less
voltage drop than PN junction diode in this situation.

As mentioned before, overcharge can also damage the cell. If the charge voltage increases
beyond that of the IC’s built in voltage reference, the charge FET and the discharge FET (if on),
will be turned off [12]. It’s clear that by combining the two back to back connected MOSFETs
(usually Double Diffused MOSFETs), it is possible to block and conduct current in both
directions if proper control signal is applied to the gates.

The focus of this dissertation is on the power semiconductor switch part (back to back connected
MOS shown in Figure. 1.1) and will not talk about the controller IC or the Li-ion battery cell
itself.
5

1.2 Existing Commercialized BDS Devices

Traditionally, two back to back connected power MOSFETs are used. Figure 1. 2 is an example
of dual trench VDMOS. This solution is relatively straight forward and readily available since
dual MOS package product is provided by several semiconductor companies. However, this
structure is not efficient enough: the current flowing in both directions will have to flow through
two drain drift regions and the lead frame, the current flow path is typically hundreds or even
thousands microns long. A very large series resistance can be resulted in this long path. This
significantly increased the on state loss. And also, larger foot print is required since there are two
separate MOSFET. Shown in Figure 1. 2 is the actual current path in the device. The red dotted
lines indicate the current flow path, the current flow can be in either directions. A U shape of
flow path is found in this solution. Currently, this dual package solution is still widely used.
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Figure 1. 2 Dual DMOS package structure and symbol
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Recently, some improved designs that utilize single device have come into being. International
Rectifier [12] has proposed the Bi-directional FlipFET. It combines two N-channel Bi-directional
FlipFET with vertical trench MOS structure, as can be seen in Figure 1. 3. Solder bumps are used
in this design to minimize the Rdson with the given device area. The authors claimed that with
9.7mm2 footprint, the 20V Bi-directional FlipFET achieved 20mΩ at gate voltage of 4.5V. This
design eliminated the current path in the lead frame, thus reduced the on resistance. However,
this design has limitations. The FlipFET from International Rectifier is physically one device,
but still electrically two separate devices, which is explained below. When the device is turned
on, the current flowing into the S1 node will first be diverted into several paralleled channels and
then converged as one into the drain drift region. Later, this converged current will again be
diverted into several paralleled channels again and be collected by the ball grid arrays at node
S2. This is similar to current flowing through two separate FET devices, with a current flowing
path in the order of hundreds of microns. The on resistant is still large in comparison with the
proposed lateral double diffused BDS in this dissertation, in which interdigitated technology will
be applied.

8

(a)

(b)
Figure 1. 3 International Rectifier bi-directional FlipFET structure (a) and package (b)
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The authors of [13]-[14] have also proposed bi-directional single device designs. Companies like
TI and Philips have their unique patented designs.

Unitrode, now part of Texas Instruments, (U.S. Patent NO. 5, 581,170) [13] has proposed a
controlling circuit to ensure that the body diode will not conduct. Shown in Figure 1. 4 is the
equivalent circuit diagram for this design. A four terminal MOSFET has been used with an
additional control circuit to make sure that the upper and lower switches work properly by
connecting the body bias to the lower potential terminal of the device. This design integrated the
switching device and control IC into a single package. The commercialized version (UC3592-1)
of this design features Rdson of 50 mΩ, with package types of either SOIC or TSSOP. Even
though this design seems promising, it still has a larger on resistance. What is more, the control
circuit is very complex and only specific designed controller IC can be implemented, which
limited the usage for the bidirectional power switch. Also, in order for the switch to sustain a
higher voltage, the controller and switch integrated design will have a higher cost.

10

Figure 1. 4 The bi-directional switch scheme from U.S. patent NO. 5, 581,170 [13]

Another interesting invention has been proposed by Philips Electronics [14]. It basically adds a
Schottky diode to the body of the MOSFET to block the possible current flow. The protection
diode has a diode path in series with the back-gate terminal so as to provide in the bias path a
rectifying barrier that blocks current flow between the body region and the gate-bias terminal in
the event of a reverse voltage polarity across the switch. The diode can be integrated in the
device by adding one more layer to the body of the MOSFET. The scheme of the design and the
structure of the device are shown in Figure 1. 5 Scheme of Philips’ design (a) and device
structure (b) The problem with this design may lie in the ability to provide a high breakdown
voltage, and how to suppress the high leakage current. Since a traditional MOSFET is used, it

11

requires a longer gate length to prevent punch through as well as to suppress the parasitic BJT
transistor, which will greatly increase the on state resistance.

(a)

(b)
Figure 1. 5 Scheme of Philips’ design (a) and device structure (b)
12

1.3 Research Objectives And Technical Approach

In order to provide the best available bidirectional switching device for the hundreds of millions
of lithium ion batteries produced each year, the research objective for our design is to develop
and investigate a novel BDS device concepts that offer significant performance improvement in
on-resistance, package footprint, and cost with extensive modeling, analysis, design, and
characterization. In order to realize this goal, CMOS-compatible monolithic lateral BDS device
structures are preferred for low-cost manufacturing with already matured CMOS technology.
Two current-carrying terminals S1 and S2 of the new BDS devices must be designed in an
interdigitated pattern to allow the current to flow locally. Hence, using interdigitated S1 and S2
allows a shorter current path and a significantly reduced on resistance. Overall benefits include
lower RDSON due to shorter current paths, lower costs by using existing CMOS processes and
fewer masks, small footprint and thus small packages and profiles, lower Qg due to the use of
lateral FET structures, and greater integration flexibility.

The proposed bidirectional switching device (BDS) should be designed to provide the industry
with the best performance: namely, a high breakdown voltage; a low on state resistance, which is
crucial to elongate the battery life; a suitable threshold voltage to reduce power consumption of
the controller IC. Figure 1. 6 is the device structure for basic BDS, which will be discussed later.
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S1

S2
OXIDE

POLY

G2
POLY

P+ N+
P BODY

METAL

METAL

G1

N+ P+
P BODY

N WELL

Figure 1. 6 Structure of the proposed basic BDS

It is necessary to assign some brief letters to identify the two source regions and the two gates.
From left to right, S1 indicates the left source region and S2 indicates the right source region. G1
indicates the left gate region and G2 indicates the right gate region. Chanel1 indicates the left
MOS channel and Chanel2 indicates the right channel. During the charging or discharging
modes, a positive voltage is applied at G1, while G2 is applied the same voltage as S2. An
inversion layer is formed in Chanel1 by the vertical electric field; current can flow in Chanel1.
Since G2 is applied the same voltage as S2, VGS2 is always 0, no inversion layer can be formed,
and ideally no current can flow. However, if the current direction is from S2 to S1, which may be
14

during charging or discharging, depending on the actual position of S1 and S2 in the circuit, the
PN junction formed by the right P-body and drain drift region is forward biased, and the parasitic
body diode is on. This creates a current path for the device. However, the voltage drop on the PN
junction diode is approximately 0.7 volts, which means that the power dissipation in the junction
area is very large, making the effective on resistance high. Because of this, G2 is always biased
with the same voltage as G1 to allow the formation of inversion layer in channel2 to reduce the
on resistance. The inversion layer in channel2 effectively shunts the current from flowing
through the parasitic body diode to channel2.

1.4 A Brief Introduction of ISE TCAD Tool

Integrated System Engineering (ISE) is a two or three dimensional numerical device simulation
TCAD tool from SYNOPSYS. It will be used to simulate the proposed devices. ISE has many
powerful tools, such as FLOOPS, DIOS, DESSIS, MDRAW, TECPLOT, etc. FLOOPS builds
the physical structure of a MOSFET based on user-specified process flow and layout
information. DESSIS basically solves Poisson’s equation, the continuity equations of electron
and hole currents self-consistently, using a variety of physical models. It can be used to predict
the electrical characteristics of arbitrary two- or three-dimensional semiconductor structures
under user-specified operating conditions. It also offers SPICE-like circuit simulation capability
combined with device numerical modeling capability, and provides a quick and inexpensive way
of evaluating and optimizing circuit and device concepts. MDRAW basically creates mesh and
electrodes for DESSIS. Unlike analytical or other SPICE models of power MOSFETs, the
15

numerical device model, rely little on approximations or simplifications, faithfully representing
the behavior of a realistic power MOSFET. Furthermore, it provides a complete physical insight
of the device in addition to its external electrical behaviors, and therefore proves to be a very
powerful tool for our investigation on device performance.

1.5 Organization of This Dissertation

The first chapter of this dissertation is an introduction to lithium-ion battery protection circuitry
in power management IC. State of the art and commercialized technology in bidirectional power
semiconductor switch used in this circuitry has been discussed and compared. The second
chapter will be focusing on the design consideration and parameter optimization of the basic type
BDS using ISE TCAD. The third chapter will talk about some reliability issues like latch up
immunity and thermal stability. Chapter four will present the measurement result from the
fabricated device. The fifth chapter will discuss the compact modeling of BDS device. Chapter
six will be a special topic to explore the advanced design techniques in BDS to increase the
performance of the basic BDS design with several advanced types of BDS being discussed.
Finally, conclusion is given in chapter seven.
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CHAPTER TWO: BASIC BDS DESIGN AND OPTIMIZATION

2.1 Type I Basic BDS Design
The very first type of BDS, Type I basic BDS has been created by merging two LDMOS unit
cells into one in an interdigitated fashion. The N+ drain implantation is no longer applied.
Lateral double diffusion is used to take the advantage of the already matured CMOS technology
and self aligned gates. Figure 2. 1 Type I basic BDS device structure and doping concentration
shows the simulated device structure after FLOOPS process simulation and MDRAW tool for
mesh generation.

Figure 2. 1 Type I basic BDS device structure and doping concentration
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The simplified process steps for Type I are shown in Figure 2. 2. Typically 9 masks are needed
to fabricate this device. First, N well is formed on P substrate and threshold voltage adjustment
implantation is done. Second, Gate oxide is grown and polysilicon is deposited. Mask # 1 is used
to pattern the polysilicon gate stack. Then P-body is formed by ion implantation and diffusion
steps. The P-body is self aligned to the gates with mask # 2 applied. LDD implantation is
performed and followed by nitride spacer deposition etch. The next step is form to N+ and P+
source and body contact implant, with mask #3 and #4. The final step is contact opening, metal1
deposition, via, metal2 deposition and pad patterning, with mask number from 5 to 9. The drain
contact has been eliminated because there is no need to have an extra contact opening for the
drain. The FLOOPS TCAD code can be found in the Appendix.

(a) Step 1: N well formation and threshold voltage adjustment
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(b) Step 2: Gate oxide and poly deposition

(c) Step 3: Gate poly patterning – mask # 1
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(d) Step 4: Form P-body region – mask # 2

(e) Step 5: P pocket implant, LDD implantation and form side wall spacer
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(f) Step 6: N+ source implant – mask # 3; P+ implant – mask # 4

(g) Step 7: contact opening – mask # 5; metal 1-mask # 6; via1mask # 7; metal 2-mask # 8
Figure 2. 2 Processing steps for type I device (a) to (g) from FLOOPS TCAD tool
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Though straight forward, the Type I basic BDS has several drawbacks: one obvious drawback is
the LDD region, which is directly borrowed from standard LDMOS process. It pushes the P
channel region inward, and a rather narrow channel is resulted, as can be noticed in Figure 2. 3.
Since the channel is pushed to the edge of the gate, it will reduce the effectiveness of gate
control. Also it has been noticed that the P-body region is not entirely underneath the gate, part
of the P-body region does not have inversion channel at all. Fortunately, due to the LDD region
in the channel, a weak source link may exist. The current will be conducted by the LDD region
instead. However, this will greatly increase the on resistance, making the device less efficient.
Later, optimization will be carried out and analysis will be given based on Type I BDS, a much
better device, Type II basic BDS will be designed.

Figure 2. 3 The enlarged channel region of Type I basic BDS
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The Type I basic BDS structure has been simulated using DESSIS TCAD tool after being
created by FLOOPS and converted by MDRAW. The simulated result is shown in Figure 2. 4.
Figure 2. 4 (a) is the simulated result for blocking state. Figure 2. 4 (b) is the simulated result for
conducting state. Figure 2. 4 (c) is the simulated result for threshold voltage. A breakdown
voltage of 19V has been achieved with the structure of Type I, which is considered to be
relatively low; it is primarily due to the LDD implantation, which increases the net doping
concentration in the drift region while increase the possibility of direct punch though by pushing
the P-body region inward.

(a)
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(b)

(c)
Figure 2. 4 The simulated blocking state characteristic (a); the simulated on state
characteristic(b); the simulated threshold voltage for Type I basic BDS (c).
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2.2 Type II Basic BDS Device

In the Type I basic BDS, only a very small fraction of the P-body region is underneath the gate,
it is necessary to move the channel region totally underneath the gate, to make sure that the
vertical field will truly affect the entire channel. Also, the annoying “intruder” at the draingate edge needs to be eliminated to lower the leakage current while increase breakdown voltage.

Here is how optimization is done. First, modify Threshold Voltage Adjustment (VTN) step,
which adds too much dose of Arsenic to the surface, and the high doping of N type silicon is
actually helping the LDD region squeeze the channel. VTN can be done later when all other
parameters are optimized. Second, increase the dose of P-well will help the channel from being
squeezed by the drain. Third, LDD in this case is showing a negative effect, it might not be
necessary to maintain the LDD region at all. Fourth, spacer is no longer needed, since LDD
doping step has been eliminated. Without the spacer, channel region can now be moved fully
underneath the gate. Also, the P pocket implantation step has been eliminated. The simplified
processing steps of Type II basic BDS is shown in Figure 2. 5.
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(a) Poly deposition step

(b) Gate stack define
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(c) P-body N+ P+ implantation and diffusion

(d) After anneal and contact opening, final structure of type II BDS
Figure 2. 5 Simplified processing steps of Type II BDS (a) to (d).
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A comparison between the Type I BDS and Type II BDS is shown in Figure 2. 6. The spreading
of the electrostatic potential lines at the gate-drain edge termination is superior to Type I, this
effectively reduced the electric field crowding effect and thus increased the breakdown voltage
from about 19 volts to above 25 volts. Figure 2. 7 (a) and (b) give the comparison of breakdown
voltage and on resistance between Type I and Type II devices.

Figure 2. 6 Comparison of electrostatic potential lines for type I and type II, with type I at
bottom and type II at upper side
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(a)

(b)
Figure 2. 7 Breakdown voltage comparison of Type I and Type II devices (a). Conducting state IV curve for on resistance comparison of Type I and Type II devices (b).
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Great improvements have been observed in Type II device over Type I device in breakdown
voltage and on resistance. Thanks to the modified threshold voltage adjustment step, elimination
of LDD region and increased P-body region doping, etc. This basically eliminated the weak
source link problem associated with Type I, which causes a very high on resistance. The
eliminated LDD in the drain in Type I has a great impact on the critical electric field available to
the device. The following discussion will refer Type II basic BDS as “basic BDS” or simply
“BDS”, and all the design analysis and optimization are based on Type II basic BDS.

2.3 Analysis and Design of Gate Length

One interesting design consideration of the proposed BDS device is how the gate length
influences leakage current and on resistance. Normally, only part of the gate area has been
utilized to modulate the channel region, the rest of the gate length is extended into the drain drift
region. Since during on state, most current will be flowing close to the surface of the device, and
during blocking state, electric field crowding effect is most severe at the gate-drain corner (edge
termination effect of electric field), which will affect the breakdown voltage. The length of the
gate will have a significant effect on the breakdown voltage and leakage current. Figure 2. 8
shows the TCAD simulated result of how breakdown voltage and leakage current changes with
different gate length.
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Figure 2. 8 breakdown and leakage current with respect to gate length

When leakage current takes place at the PN junctions, electrons and holes are either thermally
generated in the space charge region, or generated within the carrier diffusion length and
thereafter swept by the high electric field to P or N side to contribute to leakage current. Note
that the gate-drain edge termination is where the most severe electrostatic potential lines
crowding effect takes place, which results high electric field, as is shown in Figure 2. 9. High
electric field has caused high impact ionization rate at the edge termination, a large amount of
electrons and holes are generated in this region. Due to the horizontal electric field distribution,
the generated holes will be swept by the electric field to the P-body region close to the gate and
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finally be collected by the P+ body contact. With longer gate length, some of the holes are
recombined with electrons before they can reach the PN junction (P-body – N-drift). Thus with
longer gate length, the hole leakage current will be less.

Electrons generated in PN junction and gate-drift edge impact ionization regions are collected by
the high potential terminal. Electron generated in the PN junctions are swept by the high electric
field and collected by high potential terminal contributing to electron current. As can be seen in
Figure 2. 10, the electron current has a “shooting angle” relative to the horizontal line. The
longer the gate length, the larger the angle is. The primary reason for this phenomenon is that the
gate is acting as an equal potential plate, which will flatten the underneath potential lines close to
the gate. As we know, the electrons will only be swept by the gradient of potential, or in another
word, in the region where potential changes rapidly. The flattening mechanism will become more
effective when the gate length is increased. With longer gate length, the “shooting angle” of
electrons will be larger, making the total current path longer, which effectively reduced leakage
current. This basically explains why the leakage current is smaller with longer gate length. Also,
because with longer gate, more electrostatic potential lines are affected by the flattening effect
and all of them will end at the gate to drift edge termination corner. The more electrostatic
potential lines ended at the same location, the higher electric field can be. Figure 2. 11 is the
comparison of electrostatic potential lines and electric field. At the same time, with longer gate
length while keeping the cell pitch size unchanged, the gate to gate distance is now reduced. By
coupling, the potential at the gate drain edge in drain region will be reflected from the gate. The
surface space between the two gates to the drain edge, in the drain region is reduced, with the
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same voltage difference. The surface electric field, which is critical in determine the breakdown
voltage has been increased, as can be observed in Figure 2. 11.

Figure 2. 9 The high electric field at the gate to drain edge termination
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Figure 2. 10 Comparison of electron current density with different gate length

(a)
34

(b)
Figure 2. 11 Iso-potential lines for different gate length (a) and the electric field distribution
with different gate length (b)

2.4 Design and Optimization of Device Pitch Size

On resistance and breakdown voltage varies with different pitch sizes, as expected. With fixed
gate length, the change of lateral size of the drift region will have an impact on the on resistance
and breakdown voltage, as illustrated in Figure 2. 12.
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When we keep the gate length and P-body region the same while shrink or extend the device
pitch size, actually the drift region size (gate to gate length) is being changed. Breakdown
voltage will drop if the drift region is too short, which means that direct punch through takes
place. As can be seen in Figure 2. 13, a huge leakage current can be observed when this situation
happens. As gate to gate length increases, breakdown voltage increases rapidly. When the gate to
gate length reaches certain value, e.g. 1.0 micron in our case, the increment of gate to gate length
does not affect the breakdown voltage any more, because the electrostatic potential lines can now
be fully spread, and no direct punch through from the two P-body regions can be observed. Also,
from Figure 2. 12 (b), the on resistance is increased because of the increased current path in the
drift region. An optimization point should exist at which both high breakdown voltage and low
on resistance are satisfied. In our case, the designed pitch size ranges from 4.5 to 5 microns.

Figure 2. 13 The P-body to P-body punch through effect with too much shrinking
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2.5 Analysis and Design of N well Depth and Doping Concentration

N well depth plays a critical role in determining the breakdown voltage of the proposed BDS, the
P substrate doping and N well depth both will have a pronounced influence on the performance
of BDS. The interaction of N well – P substrate junction as well as the two P-body regions will
either increase or decrease the breakdown voltage by different mechanisms. Two second order
effects have been observed in the design, namely: P body – N well – P substrate parasitic PNP
transistor punch through effect; N well – P substrate Reduced Surface Electric Field (RESURF)
effect. The substrate doping concentration we choose is approximately 1E15 /cm3. DESSIS
TCAD simulation suggests that the breakdown voltage with various N well depth exhibits the
following behavior as is shown in Figure 2. 14. Three zones can be identified, namely: punch
through zone; RESURF zone and minimum substrate effect zone. The figure suggests that with
different N well depth, the breakdown voltage will shift from 15V to 36V. While the transition
from punch through zone to RESURF zone is fairly steep, it is hard to exactly control the depth
of N well without lots of TCAD simulation and precise fabrication. The punch through and
RESURF effects looks like counter act with each other. If you want to have maximum possibility
of RESURF effect, you have to take the risk of falling into the punch through zone. One has to
be very careful in design and fabrication in order to have the maximum gain. Both punch through
effect and RESURF effect will be discussed in detail later in this chapter.

38

ISE TCAD Simulated Break Down Voltage
PUNCH TROUGH ZONE

TCAD Simulated Break Down Voltage (V)

40

35

30

25

RESURF ZONE

MINIMUM SUBSTRATE
EFFECT ZONE

20

15

1.0

1.5

2.0

2.5

3.0

3.5

4.0

N well Depth with Substrate Doping at 1E15 (um)

Figure 2. 14 The influence of N well depth on breakdown voltage

Shown in Figure 2. 15 is the parasitic PNP transistors formed by the P body – N well – P
substrate junctions when the N well is shallow,. When a high voltage is applied on either S2 or
S1 terminal with the other source terminal grounded, the P-body region will act either as a
collector or an emitter. N well region in between the P-body and P-substrate region will act as
the base region of the parasitic PNP transistor. Because of the base region is narrow when the N
well is shallow, the depletion region formed by the P-body and N-well PN junction will reach the
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depletion region formed by the N-well and P-substrate PN junction, which leads to a large hole
current flowing through S2 – P body2 – N-well – P substrate – N well – P body1 – S1 and vise
versa, depending on which terminal is biased at high potential. As can be seen in Figure 2. 16,
there is a significant hole current flowing path. Note that the region close to the junction of N
well and P substrate is depleted, that explains why the hole current does not flow directly
beneath the N well – P substrate junction.

Figure 2. 15 Shallow N well BDS with parasitic PNP transistors
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Figure 2. 16 The hole current flowing path with shallow N well

If properly designed, it is possible to realize the so called RESURF effect. The concept of
RESURF is first introduced with high voltage LDMOS. Though the substrate is floating for the
BDS device, the RESURF effect can still be realized with a proper N well depth. When the
depletion region from the ground side P-body – N-well PN junction reached the depletion region
from N-well – P-substrate region, the potential of the substrate is linked to the ground terminal
by the depletion region. Due to the high electric potential in the N well region, the depletion
region in the N well formed by the N-well – P-substrate PN junction will first deplete the regions
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closely above this PN junction, and make that part of N well region looks like an intrinsic region.
The breakdown voltage will thus increases because of this semi-intrinsic region.

Figure 2. 17 (a) shows how the depletion region looks like when the N well depth is properly
designed and the RESURF effect is realized. Figure 2. 17 (b) shows the 3D electric field
distribution comparison between zero RESURF effect and RESURF effect. With RESURF
effect, the electric field is more uniformly distributed, which is desirable. The enhanced vertical
electric field by RESURF effect helps to increase the total volume of the electric field. With
certain critical field strength, the breakdown voltage can be calculated by integrating electric
field over the surface area. The larger the surface area, the higher the breakdown voltage can be.
Even though promising, it is difficult to control the exact N well depth of the device to avoid
punch through while achieving RESURF effect, so the finally designed BDS is close to the
boundary of the minimum P substrate effect zone and the RESURF zone, rather than close to the
boundary of RESURF zone and punch through zone.
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(a)
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(b)
Figure 2. 17 The depletion region drawing of RESURF BDS (a) the 3D electric field
comparison of RESURF and non-RESURF BDS (b).

N well doping concentration or N well dose is critical in determine how much the breakdown
voltage can be and how much the on resistance can be. The proposed BDS device utilized the
concept of interdigitated connected source to source current path, which effectively reduced the
on resistance in comparison with other designs, as already mentioned in chapter one. However,
the on resistance is still critical if the doping concentration in the N well is too low. Also if the
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doping concentration in the N well is too low, it is possible to cause direct punch through from
P-body to P-body, even though the device pitch size is well designed to achieve certain
breakdown voltage. The N well doping concentration can not be too high either. This is because
the highly doped N well can prevent the depletion region from spreading, which will cause low
breakdown voltage due to avalanche breakdown. Previously, LDD implantation was added to the
N-well in Type I BDS to reduce the on resistance, which leads to a reduced breakdown voltage.
However, LDD implantation can be used in the N well region to adjust doping concentration in
the N well to reduce the on resistance later when some other advanced techniques are used. Like
the field plate BDS (FPBDS) and floating P island BDS (FIBDS) types mentioned in chapter six.
The field plate or floating island in these devices can help spreading the electric field, thus
reduce the on resistance and keep the breakdown voltage the same. The default doping
concentration in our design is approximately 1E16 /cm3 for N well, which is an optimized tradeoff between breakdown voltage and on resistance. Figure 2. 18 illustrates the TCAD simulated
breakdown voltage changes with different N well doping concentration, we noticed that the peak
breakdown voltage takes place when the doping concentration in the N well is approximately
1E16 / cm3, this value is chosen as the final N well doping concentration for basic BDS.
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Figure 2. 18 Breakdown voltage variation with N well doping concentration.

2.6 Design and Optimization of Other Parameters

P-body dose or doping concentration is another big issue in BDS design. The P-body doping
concentration can not be too low, or the depletion region formed by N source – P-body PN
junction and P-body – N well PN junction will meet each other, and cause another punch through
possibility, in which case the breakdown voltage will again be greatly reduced. Also, if the
doping concentration in the P-body is too low, the parasitic NPN transistor formed by n source,
P-body and N well regions will have a larger base resistance in the P-body region. Rb in the
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Figure 2. 19 is the base resistance of the parasitic NPN transistor, since the hole leakage current
will flow in the P-body along the N+ source – P-body boundary to the P+ region and finally be
collected by the source contact, the potential drop across the P-body region is the leakage current
multiplied by Rb. With larger Rb, it is possible that the voltage drop will be large enough to
forward bias the P-body – N+ source PN junction and turn on the parasitic NPN transistor. then
the parasitic NPN transistor breakdown mechanism will change from BVces to BVcer or even
BVceo, which means that the breakdown voltage will be significantly impaired.

Figure 2. 19 The parasitic NPN transistor formed by the n source, P-body and N well.
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The P-body region doping concentration can not be too high either. The threshold voltage has the
square law relationship with the doping concentration in the P-body region. Too high doping in
the P-body region will make the threshold voltage of the device unacceptable. The dose for the
P-body region is optimized to be 2.5E13, and the estimated P-body doping concentration is
around 5E17.

Another design consideration is the channel length. The self-aligned channel length can not be
made too short, or it will be easy for it to suffer punch through. Also, the longer channel length
will increase the on resistance of the channel region almost linearly. The optimized channel
length in our design is around 0.25 to 0.35 micron.

The leakage current is another concern. Since leakage current level will determine how much
stand by power the device will waste. The leakage current can be reduced in various ways, like
increase the channel length, increase the gate length, as aforementioned, etc. The leakage current
should be reduced in close cooperation with other parameters like breakdown voltage and on
resistance. Sometimes trade offs have to be made. The thermal behavior of leakage current for
the proposed device is shown in Figure 2. 20. The leakage current increases with temperature.
This is primarily due to the thermal generation of electron and holes.
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Figure 2. 20 Temperature dependant leakage current

The gate oxide is important in term of threshold voltage, gate leakage current as well as long
term TDDB. The gate oxide thickness can not be made too thick, or the threshold voltage will be
to high. The design goal for threshold voltage is around 0.6 to 0.8 V. The gate oxide thickness
can not be made too thin either, because if the gate oxide thickness is too thin, it is likely that
higher gate leakage current will occur, which should be avoided. Also, thinner gate oxide may
suffer more hot-carrier effect. The gate oxide used in the basic BDS is around 0.02 micron. Table
2 summarizes the design variables and their impacts on the BDS device.
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Table 2. Summary of design variables’ impact on device performance
Design Variables

Impact on Device Performance

N-well Depth
N-well Doping
Concentration
P-body Doping
Concentration
P-body Depth

PNP Parasitic BJT Punch Through; Substrate RESURF
Rdson; BV; P-body to P-body Punch Through
Punch Through; Threshold Voltage; Parasitic NPN Transistor
Suppression
Punch Through; Parasitic NPN Transistor; Channel Length

Gate Length

BV; Rdson Reduction Due to Accumulation; Leakage Current

Oxide Thickness
Channel Length
Pitch Size
Gate/Gate Length

Threshold Voltage; Gate leakage Current
Rdson; Punch Through
BV; Rdson; Total Chip Area
BV; Rdson; Total Chip Area

2.7 On Resistance Distribution

The on resistance distribution is also an interesting topic. Assume that the contact resistance is
negligible, the on resistance of the proposed BDS can be divided into two major contributors:
channel regions and drift region. In order to optimize the on resistance of our proposed BDS, we
need to understand which part contributes most of the on resistance. The estimation of on
resistance can be performed either in theoretical fashion or with the help of ISE TCAD. Since we
will have a chapter talking about compact modeling, only TCAD method will be discussed here.
In order to study which part of the proposed BDS contribute most of the on resistance. We need
to arbitrarily “cut” the device and estimate each part. As seen in Figure 2. 21, the proposed BDS
is cut close to the gate, and an arbitrary “drain” is place close to the edge. In this way, the
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calculated on resistance is mostly the channel resistance. While we use the total resistance minus
the two channel regions resistance will yield the drift region resistance.

Figure 2. 21 The “cut” structure used to estimate the on resistance of the channel regions.

The estimated on resistance distribution is shown in Figure 2. 22. The two channel regions
contribute to about 43.4% of the total on resistance, while the drift region contributes to about
56.6% of the total on resistance. This means that the drift region is a major contributor of on
resistance even though it is only a 20V rated device. This is another evidence to show that the
interdigitated design is crucial to lower the on resistance of the whole device. Since all the other
state of the art design has a fairly long current flowing path in the drift region. Still, in order to
even further reduce the BDS device on resistance; emphasis should be put on the lowering of the
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drift region resistance. Generally speaking, the doping concentration in the drift region, LDD
implantation, floating field plate, longer gate length, etc. all have an impact on the drift region on
resistance lowering. Care should be taken and trade off should be made when designing the BDS
device to achieve low on resistance.

Channel,
43.40%

Drain, 56.60%

Figure 2. 22 The estimated on resistance distribution

Figure 2. 23 shows the simulated on resistance changes with applied gate voltage using ISE
TCAD. As expected, a higher gate voltage will enhance the inversion layer in the channel, and
the on resistance will drop. In standard measurement technique, gate voltages at 4.5V or 2.5V are
generally used to measure the on resistance.
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CHAPTER THREE: LATCH UP IMMUNITY AND THERMAL
STABILITY OF BDS

3.1 Latch-up Immunity

It is necessary to discuss the latch up issue of the proposed BDS device, since the device has a
unique NPNPN structure. TCAD simulation, equivalent circuit simulation and theoretical
calculation revealed that the BDS device has better latch-up immunity than the CMOS inverter
with a typical NPNP structure. Latch up problem of a commonly used CMOS inverter will be
discussed first. Later, the proposed BDS will be compared with CMOS inverter in terms of latch
up immunity.

In the past, latch up is a key concern in bulk CMOS, it stems from parasitic bipolar transistors,
which are structurally inherent to bulk CMOS [15]. These transistors can be activated in various
ways, and under certain conditions the activated transistors can cause disaster like IC failure.
There are various triggering mechanisms in CMOS Latch up, after being triggered; the current
will under go a snap back phenomenon. For BDS, which utilize the simplified 0.5 micron CMOS
technology, may also suffer from latch up problems. This section will give a detailed analysis of
latch up immunity for BDS device. Shown in Figure 3. 1 is the structure and the equivalent
circuit for latch up analysis of traditional CMOS inverter. The BDS device has a unique NPNPN
structure, see Figure 3. 2 with its equivalent circuitry for latch up analysis [15].
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(a)

(b)
Figure 3. 1 CMOS inverter (a) and latch up analysis equivalent circuit (b)
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In Figure 3. 1, assume that there is a disturbing current Ij caused by the avalanche breakdown. It
will feed the base of Q1, while Q2 remains off. The base current is calculated with:

I b1 = I j ⋅ k

(3. 1)

Where:
k=

g b1

(3. 2)

1
gb1 +
R1

k is the ratio of small signal conductance gb1 looking into the base of Q1 divided by the total
parallel conductance at the base node. For small Ij values the voltage drop across R1 is very
small, and Q1 is turned on only very slightly so that k is close to zero. The conductance gb1 rises
exponentially with current through R1, and k approaches unity for gb1much greater than 1/R1. The
resulting collector base current is
I c1 = β1 ⋅ I b1

(3. 3)

Ic1 feeds the base of Q2, the resulting collector current of Q2 is expressed as:
I c 2 = β 2 ⋅ I c1

(3. 4)

Now, Ic2 feeds the base of Q1 again.
I b' 1 = I c 2 ⋅ k + I j

(3. 5)

β1 andβ2 are the small signal common emitter current gains for Q1 and Q2, respectively. The
total loop gain is given in general by
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I b' 1 = k ⋅ ( I j + β1 ⋅ β 2 ⋅ I j ⋅ k )

(3. 6)

The circuit becomes unstable when the positive loop gain reaches or exceeds unity. The term
involving Ij in the above latch up criterion can be neglected when latch up is triggered by current
flow through R1 rather than by avalanche breakdown of the center junction. This can be
expressed as:
I bn'
= k ⋅ β1 ⋅ β 2
I bn

(3. 7)

When the term kβ1β2 exceeds unity, latch up will take place.

The BDS device has a unique NPNPN structure with a third parasitic NPN transistor. This
parasitic BJT is very important for the latch-up immunity, which makes the device behave
differently when a small disturbance takes place. Detailed analysis has shown that it is helpful to
reduce the possibility of latch up, thanks to the negative feedback mechanism associated with the
Q3 operation. Shown in Figure 3. 3 is the equivalent circuit diagram for latch up analysis of BDS.
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Figure 3. 2 BDS device (a) the equivalent circuit diagram for latch up analysis (b)
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With an extra parasitic BJT transistor, part of the current originally feeding the base of Q2 will
now be diverted to Q3 when Q3 is on. Similar to the analysis of a CMOS inverter, assume that Ij
is triggered by current flow through Rbody1 rather than by avalanche breakdown. We have:
I C1 = β1 ⋅ I B1

(3. 8)

I B1 = I j ⋅ k

(3. 9)

Where:
k=

g b1

(3. 10)

1
gb1 +
R1

And
I B 2 = I C1 − I E 3

(3. 11)

I E 3 = I B 3 ⋅ β3

(3. 12)

I B 2 = β1 ⋅ I B1 − β 3 ⋅ I B 3

(3. 13)

Compare the above equations will yield:
I B' 1 = β 2 ⋅ [ β1 ⋅ I j ⋅ k − (1 + β 3 ) ⋅ I B 3 ] ⋅ k

(3. 14)

And
I B' 1
I B1

= k ⋅ β 2 ⋅ β1 − (1 + β3 ) ⋅ β 2 ⋅

I B3
Ij

(3. 15)
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Latch up will take place only when the value on the right hand side of the equation 3.15 exceeds
unity. Compared to CMOS inverter’s result:
I bn'
= k ⋅ β1 ⋅ β 2
I bn

(3. 16)

It can be seen that with extra BJT transistor, Q3, it is less likely to encounter latch up. Thus Q3 is
acting as a negative feed back transistor by diverting part of the current from feeding the base of
Q2. The proposed BDS device has demonstrated a better latch up proof than NPNP structure
typically found in CMOS inverter.

In order to verify the theoretical analysis, SPICE equivalent circuit model has been used to
emulate the BDS device. Also, to compare with CMOS inverter latch up, traditional CMOS
inverter circuit has been emulated by SPICE.

Figure 3. 3 shows a representative triggering signal applied, which actually is an impulse source
in SPICE. Under no latch up conditions, the drain current should fall to zero when the impulse is
over. However, under latch up condition, the drain current will stays there even after the
triggering pulse is over. The latch up indeed happened in CMOS inverter when the circuit gain is
greater than unit, as can be observed in Figure 3. 3, the current stays there when the pulse is over
for the CMOS inverter case.

60

(a)

(b)
Figure 3. 3 Emulated CMOS Inverter with latch up triggering pulse source (a) and the resulting
output current (b)

While for the BDS device, with the same Q1 and Q2 in the SPICE model, an extra transistor Q3
is added.
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(a)

(b)
Figure 3. 4 Emulated BDS latch up triggering pulse (a), the resulting S2-S1 current (b)

Unlike the CMOS inverter case, it has been observed that the emulated S2-S1 current of the
proposed BDS device with NPNPN structure will fall back to zero when the impulse source is
over, which means that the proposed BDS device has less latch up possibility than the CMOS
inverter with the disturbance. However, it doesn’t mean that the proposed BDS will never suffer
from latch up, even though there is an intrinsic negative feed back mechanism.
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Figure 3. 5 BDS NPNPN Structure (a) and modified structure of NPNP (CMOS inverter
representative)
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Now we use ISE TCAD to further our understanding of the latch up issue in BDS, an NPNP
structure has been created by eliminating the N+ Source2 region, as is shown in Figure 3. 5.
Figure 3. 6 gives an ISE simulation result between NPNP structure and NPNPN structure. As can
be seen from this figure, a more pronounced snap back can be found in NPNP structure, while
for NPNPN structure, no snap back is observed.

Figure 3. 6 Comparison of snapback phenomenon with NPNP and NPNPN
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3.2 Hot Carrier Injection Effect

Unlike CMOS, whose hot carrier injection effect takes place close to the drain in the channel
region, in the proposed BDS device, the hot carrier injection takes place at the gate-drift edge
where the impact ionization is most severe. The injected electrons trapped by the oxide may
slowly shift the threshold voltage, and it will become harder to turn on the device after several
years of use. If the gate is long enough, the highest impact ionization point is further away from
the channel region, the hot carrier (electron) injected into the oxide has less opportunity to
influence the channel region. This effectively reduced the possibility of threshold voltage shift.
Another method of reducing the hot carrier injection is by using a floating plate, or floating
island, which will be discussed in chapter six, utilize the edge termination effect to modify the
electric field distribution at the surface so that the impact ionization rate close to the gate-drift
region edge is reduced. Shown in Figure 3. 7 (a) (b) are the floating field plate and floating p
island BDS respectively. The third method is to utilize LOCOS technology, which can divert the
highest electric field to the thick oxide, and thus effectively reduce hot electron problem, as is
shown in Figure 3.7 (c).
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Figure 3. 7 Floating field plate BDS (a), floating p island BDS (b) and LOCOS BDS(c)

3.3 Thermal Stability

At higher temperature, the lattice scattering effect will be more pronounced, carriers will have
more chance to collide with the lattice, and thus reduces the mean free path before collision,
which indicates that breakdown voltage will be increased as the impact ionization rate will be
reduced because of the reduced carrier energy. Figure 3. 8 shows the breakdown voltage
increases with temperature for BDS.
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Figure 3. 8 Breakdown voltage increases with temperature for BDS

Power semiconductor devices need to be paralleled to yield higher current, so does the proposed
BDS. MOS type devices are generally believed to be parallelable due the fact that they are unipolar devices. Although at blocking state, leakage current will increase with increasing
temperature, it is too small to heat up the device to induce BJT-like second breakdown. Carrier
mobility tends to decrease with increase of temperature in the temperature range from 250K to
500K. The channel resistance is inversely proportional to the carrier inversion layer mobility.
The drift region resistance is inversely proportional to the drift region bulk mobility as well.
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Thus, a positive temperature coefficient exists for the on resistance of MOSFETs. When power
MOSFETs are paralleled together, the cells with higher temperatures will exhibit higher
resistance, thus less current will be diverted to these cells. This effectively eliminates the “hot
spot” normally observed in bipolar type devices. A negative feedback phenomenon protects the
device from suffering second breakdown.

However, power MOSFETs can not be paralleled in certain conditions, which has been widely
ignored. In fact, a destructive process will occur in MOSFETs below certain drain current, which
is in fact caused by the negative temperature coefficient of threshold voltage [22].

Since BDS is very similar to power LDMOS, they have the same temperature coefficient for
threshold voltage and mobility. Figure 3.9 is the paralleling of BDS devices. Note that these units
can either be BDS cells inside a single chip, or BDS device chips parallel connected externally.
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Figure 3. 9 Paralleling of BDS cells

69

S1

N WELL

POLY

G1

P+ N+
P BODY

S1

N+ P+
P BODY

POLY

S2

350K

250K

METAL

300K

OXIDE

N WELL

G2

S2

N+ P+
P BODY

POLY

METAL

G2

METAL

N+ P+
P BODY

POLY

400K

POLY

G1

P+
N+
P BODY

S1

OXIDE

OXIDE

N WELL

POLY

G1

P+ N+
P BODY

S1

POLY

P+
N+
P BODY

N WELL

450K

350K

METAL

400K

METAL

450K

250K

Figure 3. 10 Threshold voltage shifts with different temperatures

Figure 3. 10 is the ISE TCAD simulation result of paralleling BDS using mix-mode TCAD.
From 250K to 450K, a S2-S1 current zero temperature coefficient (ZTC) point can be found.
Which indicates at that point, the temperature coefficient of S2-S1 current is zero. The ZTC
point is a general phenomenon observed in MOSFET, especially n type MOSFET. In this
dissertation, the reason why ZTC point is usually observed in NMOS while it is not usually
observed in PMOS will be discussed in detail, since the thermal design of the BDS will depend
on the understanding of ZTC point. Figure 3. 11 shows how S2-S1 current behave with elevated
or decreased temperatures below or above the ZTC point. It has been found that for the region
below ZTC point, the current will increase with increasing temperature, meaning the cell or
device with higher temperature will now carry more current, which is a hazardous situation.
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While for the region above the ZTC point, the S2-S1 current will decrease with increasing
temperature, meaning that the cell or device with higher temperature will automatically be
assigned with lower current, which will make the device thermally stable.
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Figure 3. 11 The channel current density for below ZTC (a) and above ZTC (b)
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Since the proposed BDS has two gates and a drift region, it will be more difficult to discuss the
ZTC point without very complex equations or even iterations have to be applied to solve those
equations. For the sake of simplicity and because of the similarity of BDS with LDMOS in terms
of thermal behavior, LDMOS will be used to discuss the ZTC phenomenon, and the conclusion
will be applied to the design consideration of our proposed BDS device.

From basic device physics and SPICE model, Thermal voltage:
Vt (T ) = fVt (T ) =

k ⋅T
q

(3. 17)

Intrinsic doping concentration:
3

ni (T ) = f ni (T ) = 3.1 ⋅ 1016 ⋅ T 2 ⋅ exp(

−1.206 ⋅ q
)
2 ⋅ k ⋅T

(3. 18)

The band gap energy:
Eg (T ) = f Eg (T ) = (1.206 − 2.73 ⋅ 10−4 ⋅ T ) ⋅ q

(3. 19)

Gate capacitance:
Cox =

εs

(3. 20)

tox

N Arora’s empirical model is used for the carrier mobility model [23].
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T
To

μi (T ) = f μ (T , Ni ) = Am ⋅ ( )α +
i

Ad ⋅ (

m

T αd
)
To
T

α

Aα ⋅( ) n
Ni
1+ (
) To
T
AN ( )α N
To

(3. 21)

The Fermi potential:

φs (T ) = fφ (T ) = VT (T ) ⋅ ln[
s

Ni
]
ni (T )

(3. 22)

The classic threshold voltage is a function of various terms:
Vth (T ) = fVth ( f Eg (T ), f ni (T ), fVt (T ), fφms (T ), fφ f (T ), N i , Cox )

(3. 23)

And drain current equation of the level-1 MOS model at saturation region:
I d (Vg , T ) = f I d (Vg , T ) =

W ⋅ f μ i (T , Ni ) ⋅ Cox
2⋅ L

⋅ (Vg − fVth ( f Eg (T ), f ni (T ), fVt (T ), fφms (T ), fφ f (T ), N i , Cox )) 2

(3. 24)
At current Zero Temperature Coefficient (ZTC) point:
dI d (Vg , T )
dT

=0

(3. 25)

T

At ZTC point, the gate voltage at ZTC can now be expressed with
dVth (T )
dT
=
+ Vth (T )
d μi (T )
1
⋅
μi (T ) dT
2⋅

Vg @ ZTC

(3. 26)
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The gate voltage is still a function of temperature. However, if this gate voltage at ZTC point
various little with temperature, zero temperature coefficient “point” can be observed, it is in fact
not a point, but appears to be a point if the gate voltage variation with temperature calculated
from the above equation is small enough to differentiate.

The calculated gate voltage at ZTC point is shown in Figure 3. 12. The gate variation with
temperature for NMOS is much smaller than PMOS. This explains why ZTC is generally
observed in NMOS while not so often observed in PMOS. Also shown in Figure 3. 12 intercept
is the datasheet taken from ON semiconductor [24-25], NTD4809NH for NMOS and
NTMD2P01R2 for PMOS, they are used here to show what the Id-Vg curve of real device may
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appear to be.
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Figure 3. 12 Gate voltage variation with temperature at ZTC point for NMOS (a) PMOS (b)
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Figure 3. 13 The calculated Id-Vg curve of NMOS (a) and PMOS (b)
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Also shown in Figure 3. 13 is the calculated Id-Vg curve of NMOS and PMOS, the circle
indicates within which all the crossovers of the Id-Vg curves resides.

In order to facilitate our proposed BDS design, the relationship between P-body doping
concentration and the current at ZTC point has been calculated. As is shown in Figure 3. 14 (a),
the lower the ZTC current means the smaller operation region of positive current temperature
coefficient. The positive current temperature coefficient region is an unstable situation, and
should always be avoided. It has been found from Figure 3. 14 (a) that both ISE TCAD and
theoretical analysis indicates that there exist optimized points for P-body doping concentration to
reduce the ZTC current. The P-body doping concentration for our proposed BDS is chosen to be
around 5E17 in considering of other parameters like the threshold voltage.

Also shown in Figure 3. 14 (b) is the relationship between gate oxide thickness and ZTC current.
It is observed that the oxide thickness can not be too thick to avoid high ZTC current point. But
the oxide thickness can not be made too thin either, or there might be potential reliability
problems like TDDB and gate leakage current. In our proposed BDS, the gate oxide is chosen to
be around 0.02 micron.
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Figure 3. 14 Dependence of ZTC current on P-body doping concentration (a) oxide thickness (b)
78

Other observations of the BDS device ZTC point that have been analyzed using ISE TCAD is
shown in Figure 3. 15. Note that only two different temperature points are simulated and assume
the crossover point of the two curves is the ZTC point. It has been found that: the longer the
channel length, the lower the ZTC current; the lower the mobility in the channel, the lower the
ZTC current and the lower source doping, the lower the ZTC. For the last observation, the
reduction of ZTC current is because of the negative feed back mechanism of the effective series
resistance associated with the lower doped source region. But, of course, a lightly doped source
region is not desirable in real design.

(a)
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(b)

(c)
Figure 3. 15 The other observation of ZTC point. The longer the channel length, the lower the
ZTC current is (a). The lower the mobility in the channel, the lower the ZTC current is (b). The
lower source doping concentration, the lower the ZTC current is (c).
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CHAPTER FOUR: EXPERIMENTAL RESULT AND DISCUSSION OF
BDS DEVICE

4.1 Conducting State Measurement Result

The BDS device is laid out and fabricated using simplified 0.5um CMOS platform. The process
steps have already been mentioned in chapter two. Sony-Tektronix 370A programmable curve
tracer is used. The test condition of the conducting state is: stepped gate voltage applied
simultaneously on two gates (from 0 to 5V), with S1 shorted to ground and a positive voltage on
S2 for positive current flow direction, while a negative voltage on S2 for negative current flow
direction. Figure 4. 1 (a) shows the measurement set up for the BDS device and Figure 4. 1 (b)
shows the measured I-V curve using curve tracer (Tektronics 370A).

S1

G2
G2

OXIDE

POLY

S2

POLY

N+
P BODY

METAL

METAL

P+

G1
G1

N+ P+
P BODY

N WELL

(a)
81

VS2

VG

VS2-S1 >0

VG increase
VG increase

VS2-S1 <0

(b)
Figure 4. 1 The conducting state measurement setup (a) and the measured I-V curve (b)

Figure 4. 1 (b) shows the I-V curve for on state. The test condition of which is: stepped gate
voltage applied simultaneously on two gates (from 0 to 5V), with S1 shorted to ground and a
positive voltage on S2 for positive current flow direction, while a negative voltage on S2 for
negative current flow direction. Notice that with negative voltage applied to S2, the device

82

exhibits a (gate) voltage controlled diode like current behavior, especially at very low gate
voltages. This can be explained with the help of Figure 4. 2.

Figure 4. 2 The equivalent circuit diagram for on state measurement result analysis

With a negative voltage applied on S2, MOS1 operates in the third quadrant, MOS2 operates in
first quadrant. With zero voltage on S2 and a zero gate voltage applied on both G1 and G2,
MOS1 and MOS2 can not be turned on. MOS2 is on with a negative voltage (VG-VS2 > Vth)
applied on S2, and MOS2 is operated in the first quadrant, meaning current flow from drain (drift
region in the middle) to the source (S2). With the turning on of MOS2, the potential of the drift
region is lowered according to the potential at S2, MOS1 is also turned on partially because of
the body effect in the third quadrant operation, which lowers the threshold voltage of MOS1.
Diode1 may also contribute the total current flow due to the positively biased P-body N-drift
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region. It has been found through ISE simulation that electron current dominant over the hole
current, which means that majority (>80%) of the current flow is through the channel region of
MOS1, rather than through Diode1. Current now increases exponentially, as shown in Figure 4. 1
(b). With higher (but still well below threshold voltage) applied to both gates, both MOS1 and
MOS2 will be turned on with less negative applied on S2, which makes the I-V curve in the third
quadrant shifts to the right. The voltage controlled diode behavior is observed, similar to the
voltage controlled diode behavior described in [21]. When the applied gate voltage on G1 and
G2 is at designed operation range (e.g. 2.5V~4.5V) both MOS1 and MOS2 are turned fully on to
create a low resistance current path, diode behavior is no longer observed. Linear I-V curve is
obtained.

In the first quadrant operation, when positive voltage is applied on S2 and the gate voltage
applied is well above threshold for both MOS1 and MOS2, MOS1 will operate in first quadrant,
while MOS2 will be operated in third quadrant with current flow from source to drain. The S2
terminal is the electrical drain for MOS2 while the drift region close to the right P-body region is
the electrical source. The current is a linear function of voltage for a limited VS2, this is the
normal operation region. When the gate voltage falls below threshold voltage, both MOS1 and
MOS2 are off, and so do Diode1 and Diode2. Unlike the situation with negative voltage applied
on S2, the positive voltage applied on S2 terminal will not help turning on MOS1 and/or MOS2.
This is the off region. However, when the applied gate voltage is only slightly higher than the
threshold voltage, a unique behavior, which is named as double plateau phenomenon is observed.
This can be explained as following: In this situation, at first both MOS1 and MOS2 are on, and I84

V curve looks like a linear type. The electrical source of MOS2 is linked to the potential at S2
due to the low voltage drop over Channel2. (Unlike the aforementioned third quadrant operation
of MOS1, which has a fixed electrical drain voltage at zero bias, the potential at electrical source
of MOS2 is close to that of the right P-body region, due to the small voltage drop over channel2
region. The body effect of the third-quadrant operated MOS2 is not pronounced). However, with
the increasing positive voltage on S2, the effective VGS of MOS2 (the potential difference
between the gate and the drift region close to the P-body of MOS2) is reduced. Thus MOS2
quickly saturates, while MOS1 has not been influenced as much as MOS2 due to the fixed VGS
of MOS1. This is observed as the first plateau. With still larger positive voltage on S2, the
voltage drop on P-body and N-drift region of MOS2 increases. Diode2 will be turned on and the
S2-S1 current will increase exponentially with the voltage applied at S2 provided that the voltage
drop is greater than approximately 0.7V on the P-body-N-drift region of MOS1. This
exponentially increasing current can not continue without a limit. Since the gate voltage applied
is only slightly above threshold, the saturation current for MOS1 is also low, which again limits
the current handling capability, as can be observed as the second plateau. as can be found in
Figure 4. 1 (b).

While it is true that from the experiment there are two observed unique effects, namely: voltagecontrolled-diode effect and double saturation effect. Both of these effects take place when the
gate voltage is not well above threshold voltage. For the normal operation of the proposed BDS
device, the gate voltage is always set far above threshold during the on state by the controller,
which means that only linear region can be observed. In the blocking state, the gate voltage is
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zero biased, which means that both MOS1 and MOS2 are off, and the parasitic diodes are backto-back connected, no current can flow except leakage current. The variable resistance model
(VRM) mentioned in chapter 4 is valid for these normally operated regions, while the macro
model can model all the regions with considerably more complex expressions.

4.2 Blocking State Measurement Result

The blocking state breakdown voltage measurement setup is shown in Figure 4. 3 (a). Gates are
connected to respective source terminals to make sure that both MOS1 and MOS2 are off. Figure
4. 3 (b) illustrates the measured breakdown voltage. Note the loop is caused by the curve tracer
itself. The measured breakdown voltage is above 25V for the proposed basic BDS device.

(a)
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(b)
Figure 4. 3 The measurement setup for blocking state (a) and the measurement result (b).

4.3 Threshold Voltage Measurement Result

The threshold voltage measurement setup is shown in Figure 4. 4 (a). Gates are connected to the
S2 terminal. Figure 4. 4 (b) shows the measured threshold voltage. The threshold voltage is
measured to be around 0.8V at 250uA.
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(a)

(b)
Figure 4. 4 Threshold voltage measurement setup (a) measurement result (b)
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4.4 Device Performance Comparison

Specific on resistance, which is the normally adopted in the power semiconductor device
industry to indicate the turn on loss is the product of on resistance and die area. The breakdown
voltage and specific on resistance of the fabricated BDS device was compared with devices from
varies semiconductor companies (see Table 3). The proposed UCF-BDS device has a much
lower specific on resistance compared with products from the major semiconductor component
manufactures. The proposed BDS device has a promising future in terms of both performance
and manufacturing cost.

Table 3 comparison of proposed BDS with commercialized products
Company

Technology

Name

Breakdown Voltage

Specific Ron

Rating (V)

(mΩ·mm2)

Company 1

Trench

20V

150

Company 2

Trench

20V

160

Company 3

Trench

20V

194

UCF-BDS

Lateral

20V

60
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CHAPTER FIVE: COMPACT MODELING OF BDS DEVICE

Since there is no compact model yet for BDS device, it is necessary to build compact model of
our proposed BDS device to implement the device to simulators like Cadence IC Design using
Verilog-A language or some other Hardware Description Language (HDL). Due to the complex
nature of the BDS device, two kinds of modeling method can be applied, namely: macro model
(or sub-circuit model) and simplified compact model, Variable Resistance Model (VRM). In this
chapter, both modeling methods will be discussed.

5.1 Macro Modeling

Before we look at the macro modeling, let’s first take a look at the device current voltage (I-V)
curve in different sections. Shown in Figure 5. 1 (a) is the BDS device divided into 3 parts, and
ISE TCAD simulation is done on each part, the I-V curve of which is shown in Figure 5. 1 (b) (c)
(d). For each part, the ground port is always at left hand side, with an added metal contact in the
simulation. (For part III, S1 is grounded). While a positive voltage is applied at the right hand
side, also on an added metal contact during simulation. (For part I, S2 is used to apply the
positive voltage)
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(c)

(d)
Figure 5. 1 Split BDS device into 3 parts (a). TCAD I-V simulation result of part I (b), TCAD IV simulation of part II (c), TCAD I-V simulation of part III (d)
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It has been observed that the Part I of the device is working in the third quadrant. Current flows
from the (physical) source to the (physical) drain region. The body diode is on when the voltage
applied on S2 is greater than 0.7 Volts. With gate to source voltage below threshold voltage, the
I-V curve of the first part of BDS appears to be the I-V curve of forward biased diode, the
current rises exponentially when the voltage applied approach 0.7V. Since Part I is operated in
the third quadrant, the body effect of the MOSFET will tend to lower the threshold voltage. With
the increasing gate to (electrical) source voltage, the inversion layer under the gate oxide starts to
form; MOS channel current flows even though the S2 potential is still below threshold. When the
S2 voltage applied is close to the build-in potential to forward bias the PN junction formed by Pbody and N well, the current will start to rise exponentially, much like a diode behavior. This
part of device can be modeled with SPICE in the third quadrant operation.

Part II is like a typical LDMOS, without the highly doped N+ drain region. The I-V curve of part
II is a typical LDMOS I-V curve, with quasi-saturation effect caused by the carrier velocity
saturation in the drain drift region, because the doping concentration in the drift region is
relatively low, it is easy for the carriers to encounter velocity saturation. Traditional SPICE
model (non-LDMOS model) can not be used to model this part, only LDMOS model like MM20
(Philips LDMOS model level 20) can be used to model this part. If a traditional NMOS model is
to be used, a resistor has to be added to the drain to emulate LDMOS. But still, a simple resistor
can not simulate the velocity saturation effect normally observed in LDMOS devices.
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Part III is like a normal LDMOS without long drift region to sustain high voltage. Since there is
no drift region in the device, the quasi-saturation effect no longer exists, it can be treated like
normal logic MOSFET, and SPICE model can be directly applied to model this part.

In order to accurately model the proposed BDS device, several regions of operation need to be
taken into account. The final model should be a combination of all the possibility of operation
regions of all the sub components of the device; like the left hand side MOS (or MOS1)
subthreshold region, MOS1 linear region, MOS1 saturation region, left diode (or diode1)
forward biased region, left diode reverse biased region, MOS1 3rd quadrant subthreshold region,
MOS1 3rd quadrant linear region, MOS1 3rd quadrant saturation region, right hand side MOS (or
MOS2) subthreshold region, MOS2 linear region, MOS2 saturation region, right diode (or
diode2) forward biased region, diode2 reverse biased region, MOS2 3rd quadrant subthreshold
region, MOS2 3rd quadrant linear operation region, MOS2 3rd quadrant saturation region, drift
region quasi-saturation region etc. Their combinations are the actual device operation regions.
What is more, the central drift region is always left floating, the exact potential needs to be
modeled accurately in order to determine what is the “drain” or “source” voltage on both left
hand side and right hand side MOSFET, which has to be the parameter to be solved in a stand
alone equation, while it is also involved in the MOSFET model for the two MOS channels.
Iterations like Newton-Raphson method has to be applied in the solver to model this BDS device
accurately.
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Despite of all these regions of operation, which will make the modeling work especially
complicated. In fact, it is not necessary to model the BDS device like those methods that
accurately model logic MOS. The BDS is intended to be used as a single switch, not the massive
CMOS logic components. Small signal model is not necessary, since this device will never be
used as a high frequency AC switch, or for any signal amplification purpose. Only large signal
model is necessary, and the device will only be operated in “on” or “off” modes. One simple
method to model the device accurately while not involving complex equations or iterations is to
use the macro modeling method, or the compact variable resistance model described later in this
chapter.

Macro modeling or sub-circuit modeling is to use two or more existing device models connected
externally in the simulator like OrCAD PSPICE or Cadence IC Design to represent the single
device that is to be modeled. In our proposed BDS case, because of the relative complexity,
using single compact model to model all the operation regions will be very complicated and may
require iteration.

There are two ways to construct the macro model for the BDS, one is to use two existing
LDMOS model (like MM20) [19] connected back to back, as is shown in Figure 5. 2, the other
way is to use two traditional NMOS models plus a resistor in the middle. We will first talk about
the dual LDMOS model.
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Figure 5. 2 The macro model block diagram using two back to back connected LDMOS

In dual LDMOS model, Philips MM20 model is applied [19]. The current equation in the MOS
channel is described as:
1
W ⋅ μeffch ⋅ Cox ⋅(Vinvo − 2 ⋅ ξ ⋅ VDis ) ⋅ VDis
I ch =
1 + θ3 ⋅ VDis
Lch

(5. 1)

Whereas the mobility is modeled with:

μ

ch
eff

=

μoch
1 + θ1 ⋅ Vinvo + θ 2 ⋅ ( ϕ so − ϕ so

VSB = 0

(5. 2)

)

And

ξ=

∂Qinv 1
⋅
∂ϕ s Cox

(5. 3)
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θ3 =

μoch

(5. 4)

Lch ⋅ vsat

Vinvo = −Qinvo / Cox

(5. 5)

The saturation voltage can be expressed as
2 ⋅ Vinvo

ξ

Vsat ,ch =
1+ 1+

(5. 6)

2 ⋅ θ3 ⋅ Vinvo

ξ

While the drift current in the drift region is expressed as:

I dr =

W ⋅ μeffdr ⋅ (−Qndr ) ⋅
1+

μeffdr dVc
vsat

⋅

dVc
dx

(5. 7)

dx

Whereas the carrier mobility in the drift region is modeled with:

μeffdr =

μodr

(5. 8)

1
dr
)
1 + θ acc ⋅ ( ⋅ (Vgs + Vgd ) − VFB
2

The saturation voltage is expressed as:

Vsat ,dr =

2 ⋅ Vndr

VC =VDi

1 + 1 + 2 ⋅ θ3dr ⋅ Vndr

(5. 9)
VC =VDi

And the charge in the drift region is expressed as:
dr
dr
−Qndr = q ⋅ N D ⋅ tSieff − Qacc
− Qdep

(5. 10)
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The drift region current can be written as:

I dr

dr
W ⋅ μeffdr ⋅ Cox (Vn
=
⋅
Ldr

1
− ξ drVD ' Di ) ⋅ VD ' Di
2
1 + θ3 ⋅ VD ' Di

VC =VD

(5. 11)

Equate the drift current and channel current:
I dr = I ch

(5. 12)

MM20 needs iteration, which is caused by the complex nature of LDMOS itself. After the
MM20 model is implemented to simulators like Cadence IC design, one can build the sub-circuit
model by back to back connect the LDMOS externally. The parameters need to be extracted and
modified to achieve actuate modeling. Please refer to [19] for details about this LDMOS model.

Another method for macro modeling is to use two ordinary NMOS plus a resistor inserted in the
middle. This method has the merit of easy implementation, since the model for NMOS is readily
available in most simulators. Figure 5. 3 shows this method.

Figure 5. 3 The macro model implementation with traditional MOSFET model plus a resistor
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SPICE Model Level-3 has been used to model the MOSFET, due to the merit of compactness
and relatively accurate. Level-1 model is too simple to accurately model all the operation regions
including 3rd quadrant operation, while BSIM3 or later models even though accurate enough,
they are too complicated to use. The SPICE Model level-3 is a good choice for the BDS macro
modeling. Some of the important equations of level-3 model are briefly described [20].

The drain current is described as:
I ds = β ⋅ (Vgs − Vth −

1 + fb
⋅ Vde ) ⋅ Vde
2

(5. 13)

Where:
Vde = min(Vds ,Vdsat )

(5. 14)

GAMMA ⋅ f s

fb = f n +

4 ⋅ ( PHI + Vsb )

β = KP ⋅

(5. 15)

1
2

Weff

(5. 16)

Leff

Also, the saturation current can be expressed as:

Vsat =

Vgs
1 + fB

+

VMAX ( L − 2 LD)

μ0

Vgs 2 VMAX ( L − 2 LD) 2
)
− (
) +(
1 + fB
μ0

(5. 17)

The drain current reflects body effect, which is critical for 3rd quadrant operation. With an added
resistor representing the drift region, the macro model can be built in the simulator. Please refer
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to reference [20] for the model details. The OrCAD PSPICE simulated result is shown in Figure
5. 4. Note that the model parameter used can be altered in the simulator to represent the real
device behavior. Figure 5. 4 just reflects one of the possible model parameter combinations. If
the BDS device has to be modeled in this way, care should be taken to extract those model
parameters like Kp and β. Note that the MOS device simulated is operated in both first and third
quadrants. The resulted I-V curve for the BDS macro model is somewhat unique, a double
plateau can be observed in the first quadrant of operation while a voltage controlled diode
behavior can be seen in the third quadrant operation, just like those observed from measurement
result. These phenomena are caused by the MOS third quadrant operation and forward biased
diode, and will be talked about in a later chapter when the measurement results of fabricated
device are discussed. It can be seen that this method of macro modeling can realistically reflect
almost all the possible operation regions of the proposed BDS device. However, the quasisaturation effect caused by the drift region is not accounted using this method. We should also
keep in mind that the designed normal operation region of the BDS device lies only in the region
close to the y axial, that is, with high gate voltage for both first and third quadrants operation. In
this way, the on resistance is kept small.
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Figure 5. 4 The I-V curve for macro model BDS simulated with OrCAD PSPICE

5.2 Variable Resistance Model (VRM)

The aforementioned macro modeling method lies in the fact that the circuit simulators like
PSPICE will automatically solve the internal potential of the BDS device represented by lumped
elements. Macro modeling is good if all the operation regions need to be modeled accurately.
Like the two state plateau observed in the first quadrant and the gate voltage controlled diode
effect in the third quadrant. These operation regions are important when the gate voltage is close
to the threshold voltage. However, for our proposed BDS, which will act as an electrical switch
in a lithium-ion battery protection IC, will never enter the double plateau region or voltage
controlled diode region unless the control IC chip malfunctions, which is quite rare. The only
real operation regions for the proposed BDS device is fully on or full off. That is, either clustered
close to the y axial or close to the x axial in the I-V curve.
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Because of this, it is not necessary to model the remaining regions in the first or third quadrant.
A simpler compact model called the variable resistance model (VRM) has been built which will
also take the breakdown voltage into account.

When the device is conducting current, the gate voltage should be set to high, and the device is
fully on. Since the designed device has very small on resistance, which makes the voltage drop
across the S2-S1 quite small. This small voltage compared to 4.5V on the gate is negligible. So,
the model equations can be simplified. Figure 5.5 is the representation of VRM, which includes
the Floating Gate (FG) effect to calculate the accumulation of electrons in the drift region.

Figure 5. 5 Variable Resistance Model (VRM)

Starting from Philips LDMOS model (MM20), the channel current is expressed with:
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1
w ⋅ μeff ⋅ Cox ⋅(Vinv − 2 ⋅ ξ ⋅ Vdis ) ⋅ Vdis
I ch =
Lch
1 + θ ⋅ Vdis

(5. 18)

Where as µeff is the effective electron mobility in the channel region.

θ3 =

μoch

(5. 19)

Lch ⋅ vsat

θ3 represents the velocity saturation in the channel region. vsat is the saturated drift velocity of
electrons.
1
⋅γo
2
ξ=
1 + ϕ so
1+

(5. 20)

Whereas ϕ so is the surface potential at the source side. To account for the mobility reduction due
to the vertical electrical field, the effective electron mobility is taken as:

μeff =

μo
1 + θ1 ⋅ Vinv + θ 2 ⋅ ( ϕ so − ϕ so

Vsb = 0

(5. 21)

)

By assuming that the internal “drain” potential a small number, the final equation for on
resistance in the channel region can be found:
Rch =

w ⋅ μeff

Lch
⋅ Cox ⋅ (Vg − Vth )

(5. 22)

This is the same with the equation derived from MOSFET model level 1 in the linear region.
While for the drift region, the current is modeled with:
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I dr =

w ⋅ μeffdr ⋅ (−Qndr ) ⋅
1+

μeffdr dVc
vsat

⋅

dVc
dx

(5. 23)

dx

Where:

μeffdr =

μodr

(5. 24)

1
dr
)
1 + θ acc ⋅ ( ⋅ (Vgs + Vgd ) − VFB
2

μeffdr represents the effective mobility in the drift region, Qndr is the charge density per unit area in
the drift region, Vc is the quasi-Fermi potential in the drift region. Since there is an electron
accumulation effect underneath the gate where it overlaps the N well region, which helps lower
the on resistance, the accumulation effects needs to be taken into account. Also, velocity
saturation effect is considered, and it is reflected in the mobility expression. Shown in Figure 5.6
is the gate accumulation effect in BDS device. The electron concentration is higher underneath
the gate in the drift region than the rest of the drift regions.
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Figure 5. 6 The accumulation effect underneath the gate in the drift region

Again, since the S2-S1 voltage is much smaller than gate voltage, a simplified on resistance
model for the drift region has been proposed:
Rdr =

Ldr ⋅ [1 + θ acc ⋅ (Vg − VFB )]
W ⋅ μ ⋅ [q ⋅ N D ⋅ teffdr + 2 ⋅ Cox ⋅ (Vg − VFB ) ⋅ α ]
dr
o

(5. 25)

Whereas teffdr is the effective thickness of the drift region. α is gate accumulation coefficient, a
model parameter which accounts for the percentage of how much accumulation effect can affect
the total on resistance.
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The comparison of VRM modeling result and measurement result is depicted in Figure 5.7, by
taking quasi-saturation and gate accumulation effect into account, the VRM model is quite
accurate, and is simple enough for model implementation.

12
10
8

S2-S1 Current (A)

6

Compact Modeling @ Vg=2.5V
Measurement Date @ Vg=2.5V
Compact Modeling @ Vg=3.0V
Measurement Date @ Vg=3.0V
Compact Modeling @ Vg=4.5V
Measurement Date @ Vg=4.5V

4
2
0
-2
-4
-6
-8
-10
-12
-0.2

-0.1

0.0

0.1

0.2

S2-S1 Voltage (V)

Figure 5. 7 VRM modeling result compared with measurement result
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5.3 Breakdown Voltage Modeling

Breakdown voltage modeling is not an easy staff, since there are many factors that govern the
breakdown voltage. Traditionally, empirical modes are used to model the breakdown voltage.

Starting from the multiplication coefficient [17]:
x

M ( x) =

exp[ ∫ (α n −α p )dx]
0

w

(5. 26)

x

1 − ∫ α p ⋅ exp[ ∫ (α n − α p )dx]dx
0

0

Where:

α n = an ⋅ e

−

α p = ap ⋅ e

bn
E

−

(5. 27)

bp

(5. 28)

E

an = 7 × 105 / cm

(5. 29)

bn = 1.23 × 106 V / cm

(5. 30)

a p = 1.6 × 106 / cm

(5. 31)

bp = 2 × 106 V / cm

(5. 32)
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This equation can be used to compute the total number of electron-hole pairs created as a result
of the generation of a single electron-hole pair at a distance x from the junction if the electric
field distribution along the impact ionization path is known. Avalanche breakdown is defined to
occur when the total number of electron-hole pairs M(x) tends to infinity, or the ionization
integral:

∫

w

0

x

α p ⋅ exp[ ∫ (α n − α p )dx]dx = 1

(5. 33)

0

Using ionization coefficient, the ionization integral simplified to

∫

w

0

α ⋅ dx = 1

(5. 34)

Where:

α = 1.8 × 10−35 ⋅ E 7

(5. 35)

For parallel plate P+_N junction, from Poisson equation, the integration should be:

∫

w

0

1.8 × 10−35 ⋅ [

q ⋅ ND

εs

⋅ ( w − x)]7 ⋅ dx = 1

(5. 36)

The resulting depletion layer width at breakdown voltage for parallel plate should be given by:
−

7

wpp = 2.67 × 1010 ⋅ N D 8

(5. 37)

And the breakdown voltage for parallel plate should be given by:
−

BV pp = 5.34 × 10 ⋅ N D
13

3
4

(5. 38)
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The calculated theoretical breakdown voltage is 55V. However, for the proposed BDS device,
the PN junctions are not parallel plates, the breakdown voltage will be much lower than the
parallel plates. The empirical expression for a non-parallel plate PN junction is given by:
BV = BV pp ⋅ [0.871 + 0.125 ⋅ ln(

rj
wpp

)]2

(5. 39)

The calculated breakdown voltage is compared with the measurement results, as is shown in
Figure 5.8.
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Figure 5. 8 The calculated breakdown voltage compared with measurement results.
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CHAPTER SIX: ANALYSIS OF ADVANCED BDS DEVICES
Several new types of BDS devices have been proposed for the first time to achieve higher
breakdown voltages. These types of BDS devices have improved structure than the basic BDS.
Additional process steps may be required in some of these device types. These novel types are
simulated with ISE TCAD tools, their performance in terms of breakdown voltage and on
resistance are compared with each other as well as with the basic BDS.

6.1 Field Plate BDS (FPBDS)

Field plate concept has been used in BDS to increase the breakdown voltage while maintaining
or reducing the on state resistance. The way that field plate is working can be considered to be an
equal potential plate to help the spreading of iso-potential lines. For better understanding of how
the equal potential plate works, the surface electric field is again drawn in Figure 6. 1 (b) to
compare with basic BDS in Figure 6. 1 (a). Figure 6.2 illustrates the surface electric field
between FPBDS and basic BDS. FPBDS structure obviously exhibits a larger surface electric
field volume are than basic BDS structure, thus a higher breakdown voltage is expected from
Poisson’s equation given the same critical electric field. The 2-D the iso-potential curves plot can
be found in Figure 6. 3. With field plate concept, we are able to spread the equal potential lines
even further to get a higher breakdown voltage, larger portion of the lateral drain region has been
utilized, especially when doping concentration in N well is high. All these figures are the
simulation results at the onset of breakdown (S2-S1 current reaches 250 uA for real devices).
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(a)

(b)
Figure 6. 1 Surface electric field distribution (a) BDS and (b) FPBDS
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Figure 6. 2 Surface electric field comparison between BDS (left) and FPBDS (right)

Figure 6. 3 Comparison of equal potential lines for BDS (upper) and FPBDS (lower).
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Figure 6. 4 On state resistance comparison between BDS and FPBDS

Figure 6. 5 The on state current density comparison between BDS with FPBDS
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Figure 6. 6 A three dimensional view of the current density at on state

Field plate design not only increased the breakdown voltage, it also decreased the on resistance
as well. By operating the device in the on state, the field plate automatically acquires a slight
positive potential between G1 and G2. Since the device has an n type drain, the on state current
is conducted mostly by the electron drift current. With positive potential of the field plate, it will
accumulate electrons underneath the plate. Since most of the drift current is flowing close to the
surface, with the accumulated electrons, the on state resistance is now reduced. Figure 6. 4 shows
the comparison of the on state resistance between the basic BDS design and field plate design.
Figure 6. 5 illustrates current density comparison between basic BDS and FPBDS. Figure 6. 6
shows a three dimensional current density comparison between basic BDS and FPBDS. FPBDS
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structure has an extra peak current density underneath the field plate, indicating a reduced on
resistance is expected.

Field plate technology has the advantage of improving performance both in blocking state and on
state. It helps the electrostatic potential lines to spread wider in the drain drift region, and can
make full use of the lateral space of the drain region. Also, due to the fact that accumulation
effect can occur during on state, the on state resistance, or on resistance can be reduced due to
the increased electron concentration close to the surface.

For the basic BDS design, while one can reduce the drain doping concentration and increase the
lateral length of the drain drift region to increase the breakdown voltage. By doing so, the on
resistance is also increased. Therefore a tradeoff is necessary for the basic BDS design. FPBDS
improves the device performance in both ways, no trade off is necessary.

What is more, FPBDS does not increase the manufacturing cost. One only needs to modify the
mask that defines the poly-silicon gates.

For LDMOS, there has been a reliability concern about hot carrier injection into the gate region,
which shifted the gate voltage substantially, as discussed in chapter three. FPBDS can minimize
this problem, since extra peak has been created by the field plate. A second peak at the edge of a
“dummy” floating plate will not cause the long time threshold voltage shift problem. This idea is
similar to the Faraday shield plate used in LDMOS design.
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Although there are advantages of using field plate design, care should be taken when designing
the field plate length. If the field plate is too short, it won’t have too much effect on the device
performance, while a very long field plate will cause punch through and reduce the breakdown
voltage. In Figure 6. 7, examples of too short or too long field plates are simulated.

(a)
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(b)
Figure 6. 7 Field plate length: too long (a) too short (b).
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6.2 Enhanced Vertical Electric Field BDS (EVBDS)

The name of enhanced vertical electric field comes from the two dimensional effect associated
with the EVBDS structure. Basically, a buried layer, or non-uniformly doped layer exists in this
device. The surface region will be kept at the same doping level or linearly graded doping with
maximum doping concentration at the top. The lightly doped region underneath the surface will
act as an extension of the electric field in the vertical direction. There are two types of junctions
for EVBDS structure: linearly graded junction and abrupt junction. Figure 6. 8 shows the doping
concentration difference in the drain region between basic BDS and EVBDS. Figure 6. 9 shows
the two different junctions. Iso-thermal lines graph is shown in Figure 6. 10, EVBDS structure
has the unique bell shaped distribution of potential lines, due to the reduce doping. By changing
the constant doping profile to linearly graded or abrupt junction doping profile, a higher
breakdown voltage is reached, since the vertical electric field is now enhanced, as can be seen in
Figure 6. 11. According to Poisson’s equation, the surface integration of the electric will lead to
breakdown voltage. Giving the same critical electric field, with greater electric field surface area,
a higher breakdown voltage is obtained. A comparison of breakdown voltage between EVBDS
and Basic BDS is given in Figure 6. 12.

One of the advantages for EVBDS device over basic BDS device is that, by reducing the doping
level at a distance away from the surface, a higher breakdown voltage is achieved. While it’s true
that the on resistant will be increased due to the reduced doping level in the lower part of the
drain drift region, it is better than achieving the desired breakdown voltage by using a more
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lightly constant doping. As can be seen in Figure 6. 13, current density tends to be more crowded
at the upper level of the drift drain region, due to lower resistance at the surface. Figure 6. 14 is a
comparison of breakdown voltage and on resistance among basic BDS, EVBDS with linearly
graded doping and EVBDS with abrupt doping profile. With abrupt doping profile, it’s like a
buried N- region in the lower part of drain. While the improvement of breakdown voltage is
inferior to linearly graded doping, the increment of on resistant is lower than the linearly graded
doping profile. Trade offs should be made at breakdown voltage increase and on resistance for
EVBDS devices.

Figure 6. 8 Doping concentration comparison of basic BDS and EVBDS structures
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Figure 6. 9 Two types of junctions for EVBDS structure.

Figure 6. 10 Iso-potential lines comparison between Basic BDS and EVBDS
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Figure 6. 11 Surface electric field comparison between Basic BDS and EVBDS

Figure 6. 12 Breakdown voltage comparison between Basic BDS and EVBDS.
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Figure 6. 13 3-D current density comparison between Basic BDS and EVBDS.

Figure 6. 14 Breakdown voltage and on resistance comparison between Basic BDS, EVBDS
with linearly graded junction and abrupt junction
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6.3 Floating P Island BDS (FIBDS)

FPBDS structure increases the breakdown voltage by spreading the electric field in the lateral
direction, while EVBDS structure increases the beak down voltage by spreading the electric field
in the vertical direction. Floating P Island BDS (FIBDS) utilizes the similar mechanism as
FPBDS. By laterally spread the electric field at the surface of drain. The name of floating P
indicates that there exists an electrically floating P region in the middle way of the depletion
region spreading path close to the surface, as can be seen in Figure 6. 15. The P region is usually
heavily doped P+ region, and can share the same mask that defines the P+ regions.

When the device is operated at forward blocking mode, the floating P region automatically gains
a potential in between the two gates, this region now acts as an equal potential plate. When the
depletion region reached the P region, the equal potential lines will be flattened, and spread all
the way along the P region. Similar to the field plate design, a secondary peak electric field will
take place at the surface. The breakdown voltage is expected to increase in much the same way
as field plate, as is shown in Figure 6. 16. Figure 6. 17 gives a comparison result of breakdown
voltage between EVBDS and Basic BDS.

While for FPBDS at on state, the field plate automatically gains a potential by coupling between
the two gates. The electrons will accumulate underneath the gate, thus the on resistance is
reduced. However, for FIBDS device, the P+ region in the drain act as a barrier to the current
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flow, as can be seen in Figure 6. 18. A “well” like region exists for current density distribution in
the drain, which leads to a higher on resistance.

.
Figure 6. 15 Comparison of iso-potential lines between FIBDS and Basic BDS
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Figure 6. 16 Comparison of surface electric field between FIBDS and Basic BDS

Figure 6. 17 The breakdown voltage comparison between FIBDS and Basic BDS
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Figure 6. 18 The current density comparison between EVBDS and Basic BDS at on state

Figure 6. 19 The on state I-V curve comparison between FIBDS and Basic BDS
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6.4 Deep P-body BDS (DPBDS)

Similar to EVBDS, DPBDS also takes the advantage of vertical electric field enhancement. The
name of deep P-body suggests a trench type of implantation is necessary to make the P-body
region deep enough, as is shown in Figure 6. 20. Again, Figure 6. 21 compares the electric field
in three-dimensional view. Figure 6. 22 compares the breakdown voltage. Note that unlike
EVBDS device, which induced larger on resistance, DPBDS does not affect the on resistance at
all.

Figure 6. 20 Comparison between basic BDS and DPBDS
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Figure 6. 21 Comparison of electric field between Basic BDS and DPBDS

Figure 6. 22 Comparison of breakdown voltage between Basic BDS and DPBDS
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6.5 LOCOS BDS (LOBDS)

Local oxidations isolated BDS utilizes a different method to increase breakdown voltage. Unlike
any other types of structures, all of which increases the surface of the electric field, either
laterally or vertically. The increase of breakdown voltage of LOCOS BDS (LOBDS) does not
depend on the spreading of electric field, but rather by diverting the peak electric field into the
oxide. According to Maxwell Equations, at the interface of silicon and silicon dioxide, the
electric displacement is the same. The dielectric constant for silicon is about three times the
dielectric constant for oxide; therefore, the peak electric field in the oxide is three times that of in
the silicon. However, oxide has a much higher breakdown voltage, thus a much higher
breakdown voltage is expected for the LOBDS.

Dsi = Dox = ε si ⋅ Esi = ε ox ⋅ Eox

(6.1)

Figure 6. 23 illustrates the structure and iso-potential lines in LOBDS and Basic BDS devices.
Figure 6. 24 gives the comparison of electric field distribution between LOBDS and Basic BDS.
Figure 6. 25 shows the breakdown voltage comparison between LOBDS and Basic BDS.

It has been found LOBDS exhibits a larger on resistant than Basic BDS, this is because of the
lack of accumulation due to the increased isolation. For Basic BDS device, during on state, due
to the accumulation of electronics under both gates, the on resistance is smaller.
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Figure 6. 23 The structure and iso-potential lines in LOBDS, in comparison with basic BDS

Figure 6. 24 Comparison of electric field distribution between LOBDS and Basic BDS
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Figure 6. 25 Breakdown voltage comparison between LOBDS and Basic BDS

For LOBDS, with three different gate lengths, 1.55um, 1.25um, 1.0um, a comparison chart is
shown in Figure 6. 26. Notice that with increasing gate length, the electric field is spread by the
gate, even though a higher electric field is expected at longer gate length, the peak electric field
exists only in the oxide region. So that the longer the gate length, the higher the breakdown
voltage will be. Figure 6. 27 illustrates the breakdown voltage comparison of various gate
lengths.
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Figure 6. 26 Electric field distribution with different gate length of LOBDS

Figure 6. 27 The breakdown voltage of various gate lengths of LOBDS
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Figure 6. 28 The three-dimensional electric field distribution of various gate lengths
From left to right, the gate length is: 1.55 um, 1.25 um, 1.0 um.

Figure 6. 28 shows the 3-dimensional electric field distributions of various gate lengths. With
longer gate length, the electric field spreads more, this results a higher breakdown voltage, like
some other high voltage BDS types, of which the depletion region has been spread by various
methods.

A comparison of breakdown voltage and on resistance has been illustrated in Figure 6. 29.
LOBDS is found to have the highest breakdown voltage, while FPBDS has the lowest on
resistance.
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Figure 6. 29 Grand comparison of breakdown voltage and on resistance
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CHAPTER SEVEN: CONCLUSION

Bidirectional power switching devices (BDS) are needed in many power management
applications, particularly in lithium-ion battery protection circuitry.

In this dissertation, a

monolithic planar bidirectional power switch fabricated with a simplified CMOS technology is
introduced. The new four-terminal device provides a blocking voltage greater than 20V and a
low on resistance in either direction between its two power terminals. Detailed device
characterization and analysis reveal that the new device structure has good latch-up immunity
even though it comprises several PN junctions in close proximity. This new CMOS-compatible
power switch can be used in discrete form or as part of a power IC [1].

From the experiment results of the fabricated BDS device, a rather low specific on resistance is
obtained, thanks to the source to source interdigitated design, which allows the current flow
locally.

In this research, the device variables are optimized using TCAD and theoretical

calculation. Compact modeling of the BDS device has been carried out and the modeling results
fit quite well with the experiment results.

Advanced types of BDS devices have also been proposed. They were simulated using TCAD
tools and compared with the basic BDS. These advanced BDS types have better performance in
terms of breakdown voltage as compared to the basic BDS device. They are promising BDS
candidates in future.

135

APPENDIX A: DESSIS INPUT FILE FOR BDS BV SIMULATION
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#************DESSIS INPUT FILE FOR BDS BREAKDOWN*************
File{
* Input Files
Grid

= "BDS_Original_mdr.grd"

Doping = "BDS_Original_mdr.dat"

* Output Files
Plot

= "BDS_Original_des.dat"

Current = "BDS_Original_des.plt"
Output = "BDS_Original"
}

Electrode{
{ Name="S1" Voltage=0.0 }
{ Name="S2"

Voltage=0.0 resistor=1e7}

{ Name="G1"

Voltage=0.0 Barrier= -0.55 }

{ Name="G2"

Voltage=0.0 Barrier= -0.55 }

}

Physics{
* DriftDiffusion
EffectiveIntrinsicDensity( OldSlotboom )
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Mobility(
DopingDep
eHighFieldsaturation( GradQuasiFermi )
hHighFieldsaturation( GradQuasiFermi )
Enormal
)
Recombination(
SRH( DopingDep )
eAvalanche( GradQuasiFermi )
hAvalanche( GradQuasiFermi )
)
}

Plot{
*--Density and Currents, etc
eDensity hDensity
TotalCurrent/Vector eCurrent/Vector hCurrent/Vector
eMobility hMobility
eVelocity hVelocity
eQuasiFermi hQuasiFermi

*--Temperature
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eTemperature Temperature * hTemperature

*--Fields and charges
ElectricField/Vector Potential SpaceCharge

*--Doping Profiles
Doping DonorConcentration AcceptorConcentration

*--Generation/Recombination
SRH Band2Band * Auger
AvalancheGeneration eAvalancheGeneration hAvalancheGeneration

*--Driving forces
eGradQuasiFermi/Vector hGradQuasiFermi/Vector
eEparallel hEparallel eENormal hENormal

*--Band structure/Composition
BandGap
BandGaPNarrowing
Affinity
ConductionBand ValenceBand
eQuantumPotential
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}

Math {
Extrapolate
Avalderivatives
Iterations=20
Notdamped =100
RelErrControl
ErRef(Electron)=0.01
ErRef(Hole)=0.01
Digits=7
CDensityMin=1e-20
BreakCriteria{ Current(Contact="S2" AbsVal=1e-9) }
CNormPrint
}

Solve {
*- Build-up of initial solution:
Coupled(Iterations=100){ Poisson }
Coupled{ Poisson Electron Hole }
Plot (FilePrefix="Balance")
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Quasistationary(
InitialStep=1.0e-3 Increment=2
MinStep=1.0e-12 MaxStep=2 DoZero
Goal{ Name="S2" Voltage=40}
Goal{ Name="G2" Voltage=40 }
){ Coupled{ Poisson Electron Hole }
Plot(
FilePrefix="BVs1s2_20"
When (Contact = S2 Voltage = 20)
)

}
}
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APPENDIX B: DESSIS INPUT FILE FOR ON STATE SIMULATION
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# ***********DESSIS INPUT FILE FOR ON STATE************
File{
* Input Files
Grid

= "mesh_mdr.grd"

Doping

= "mesh_mdr.dat"

* Output Files
Plot

= "Von_5.5A_des.dat"

Current = "Von_des.plt"
Output = "Von_des.log"
}

Electrode{
{ Name="S1" Voltage=0.0 }
{ Name="S2"

Voltage=0.0 }

{ Name="G1"

Voltage=0.0 Barrier= -0.55 }

{ Name="G2"

Voltage=0.0 Barrier= -0.55 }

}

Physics{
Temperature=300
Mobility(
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DopingDep
eHighFieldsaturation( GradQuasiFermi )
hHighFieldsaturation( GradQuasiFermi )
Enormal
)
Recombination(
SRH( DopingDep)
eAvalanche( Eparallel)
hAvalanche( Eparallel)
)
EffectiveIntrinsicDensity (OldSlotboom)
}

Plot{
*--Density and Currents, etc
eDensity hDensity
TotalCurrent/Vector eCurrent/Vector hCurrent/Vector
eMobility hMobility
eVelocity hVelocity
eQuasiFermi hQuasiFermi

*--Temperature
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Temperature
eTemperature hTemperature

*--Fields and charges
ElectricField/Vector Potential SpaceCharge

*--Doping Profiles
Doping DonorConcentration AcceptorConcentration

*-Generation/Recombination
SRHRecombination Band2Band AugerRecombination
AvalancheGeneration eAvalancheGeneration hAvalancheGeneration
TotalRecombination
eLifeTime hLifeTime

*--Driving forces
eGradQuasiFermi/Vector hGradQuasiFermi/Vector
eEparallel hEparallel eENormal hENormal

*--Band structure/Composition
BandGap
BandGaPNarrowing
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Affinity
ConductionBand ValenceBand
eQuantumPotential
}

Math {
Extrapolate
Avalderivatives
Iterations=20
Notdamped =100
RelErrControl
ErRef(Electron)=1.e10
ErRef(Hole)=1.e10
BreakCriteria{ Current(Contact="S2" AbsVal=7.36e-6) }
CNormPrint
}
Solve {
*- Build-up of initial solution:
Coupled(Iterations=100){ Poisson }
Coupled{ Poisson Electron }

*- Bias G1/G2 to 2.5V
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Quasistationary(
InitialStep=1e-3 Increment=1.35
MinStep=1e-5 MaxStep=0.2
Goal{ Name="G1" Voltage= 2.5 }
Goal{ Name="G2" Voltage= 2.5 }
){ Coupled{ Poisson Electron } }

*- S2 Voltage sweep
Quasistationary(
InitialStep=1e-3 Increment=1.35
MinStep=1e-5 MaxStep=0.01
Goal{ Name="S2" Voltage= 1 }
){ Coupled{ Poisson Electron }
}
}
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APPENDIX C: DESSIS INPUT FILE FOR VTH SIMULATION
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# ********DESSIS INPUT FILE FOR THRESHOLD VOLTAGE*********

File{
* Input Files
Grid

= "mesh_mdr.grd"

Doping

= "mesh_mdr.dat"

* Output Files
Plot

= "Vth_des.dat"

Current = "Vth_des.plt"
Output = "Vth_des.log"
}

Electrode{
{ Name="S1" Voltage=0.0 }
{ Name="S2"

Voltage=0.0 }

{ Name="G1"

Voltage=0.0 Barrier= -0.55 }

{ Name="G2"

Voltage=0.0 Barrier= -0.55 }

}

Physics{
Temperature=300
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Mobility(
DopingDep
eHighFieldsaturation( GradQuasiFermi )
hHighFieldsaturation( GradQuasiFermi )
Enormal
)
Recombination(
SRH( DopingDep)
eAvalanche( Eparallel)
hAvalanche( Eparallel)
)
EffectiveIntrinsicDensity (OldSlotboom)
}

Plot{
*--Density and Currents, etc
eDensity hDensity
TotalCurrent/Vector eCurrent/Vector hCurrent/Vector
eMobility hMobility
eVelocity hVelocity
eQuasiFermi hQuasiFermi
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*--Temperature
Temperature
eTemperature hTemperature

*--Fields and charges
ElectricField/Vector Potential SpaceCharge

*--Doping Profiles
Doping DonorConcentration AcceptorConcentration

*-Generation/Recombination
SRHRecombination Band2Band AugerRecombination
AvalancheGeneration eAvalancheGeneration hAvalancheGeneration
TotalRecombination
eLifeTime hLifeTime

*--Driving forces
eGradQuasiFermi/Vector hGradQuasiFermi/Vector
eEparallel hEparallel eENormal hENormal
*--Band structure/Composition
BandGap
BandGaPNarrowing
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Affinity
ConductionBand ValenceBand
eQuantumPotential
}

Math {
Extrapolate
Avalderivatives
Iterations=20
Notdamped =100
RelErrControl
ErRef(Electron)=1.e10
ErRef(Hole)=1.e10
BreakCriteria{ Current(Contact="S2" AbsVal=1e-9) }
CNormPrint
}

Solve {
*- Build-up of initial solution:
Coupled(Iterations=100){ Poisson }
Coupled{ Poisson Electron }
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*- Bias G2 to 10V
Quasistationary(
InitialStep=1e-3 Increment=1.35
MinStep=1e-5 MaxStep=0.1
Goal{ Name="G2" Voltage= 10 }
){ Coupled{ Poisson Electron } }

*- G1 Voltage sweep
Quasistationary(
InitialStep=1e-3 Increment=1.35
MinStep=1e-5 MaxStep=0.01
Goal{ Name="G1" Voltage= 10 }
Goal{ Name="S2" Voltage= 10 }
){ Coupled{ Poisson Electron } }
}
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